Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
S1	72274	wordline or word adj line	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON .	2005/09/12 15:02
S2	10609	\$3selected adj wordline or \$3selected adj word adj line	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:03
S3	709	\$3selected adj wordline with negative or \$3selected adj word adj line with negative	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:03
S4	161	S3 and decoder near5 negative	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON .	2005/09/12 15:04
S5	1175785	S4 and negative and voltage or potential	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:04
S6	161	S4 and negative and (voltage or potential)	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:05
S7	97	S6 and decoder with negative with \$3selected	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:05
S8	73	S7 and positive with selected with S1	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:06

S9	68	S8 and "365"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:16
S10	2	"6058060".pn.	US-PGPUB; USPAT; USOCR; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2005/09/12 15:17

Octass Text 33 Image HTML

memory cell when erase and write operations are performed by using Fowler-Nordheim tunnel current. FIGS. 1A and 1B are schematic sectional views of the memory cell in the respective operations. In read-out operation, a control date 31 is supplied with 5.0 V, a drain 33 with 1.0 V, and a source 32

KVYIC

Octate Text 🛂 Image 🕍 HTML

©ГÇ∷©; 9-12-2005"

@PJL SET JOBATTR="JobAcct1=TLe3"

@PJL SET JOBATTR="JobAcct2=WS08

(intal mages 73) | Front Page (68) 8 and "365" | US 609/665 | Lag 5 | Doc 77/68 | "Tull" 1/73 (Trital mages 73) | Front Page -6 × 19. (e8) 8 and "365"]... | US 609/665 | Tag: 5 | Doc: 77/68 | "Fell" 1/73 (Total lineage: 73) | Front Page 19:108) 6 and 73657/2 | US 9097e65 A | Top n | Don. 27/68 | Formal POPE US-PAT-NO: × × DOCUMENT-IDENTIF Figd what: peles United States Patent 1191 Rnd Next [11] Patent Number: 6,097,665 Tomishima et al. [45] Date of Patent: Aug. 1, 2000 Match case TITLE: Dyna C 28 C Allege C Peer C gast مو ۲ Q014 charge re DYNAMIC SEMICONDUCTOR MEMBRY DEVICE HAVING EXCELLENT CHARGE RETENTION CHARACTERISTICS FOREIGN PATENT DOCUMENTS e Pro C Bots € Down € Door @ gant Heip [75] Invasco. Shigeki Tambihlom, Kazutemi Arlmom, buth of Hyugo, Japan -- KWIC -----OTHER PUBLICATIONS Y. Nakagouse et al., "Sub-1-V Swing Hus Architecture for Fetture Low-Power ULSIs", 1992 Symposium on VLSI Circults Digest of Technical Papers, pp. 82-83. [73] Assigno: Mitsebbhl Denki Kaleshiki Kubika, Tekyo, Japan Abstract Text - ABTX (1): Level converter converts a word line group specifying signal, which is sent Appl. No.: 89/181.543 Primery Craminer—A, Tardrica Anormey, Agent, or Firm—McDeesson, Will & Emery [22] Filed: Det. 29, 1998 from a row decoder and has amplitude of a power supply potential Vcc and a ground cotential GND, into mutually complementary logic signals WD and ZWD of a [57] ABSTRACT Related U.S. Application Date [57] ARSTRACT
Level conserver current a word like group specifying
signal, which is word from a row decoder and has amplitude
signal, which is word from a row decoder and has amplitude
signal, which is word from a row decoder and has amplitude
(SNI), not normally completion usery loops signals WII and
EWII of a signal souling-Vip and an engative potential will
be found to the property of the engative potential of an amplitude of (Vpp—Vbn) perceiting a swell since in a
word line group. A word driver provided currenpoording to
earth word line transmittes a word has expecting eighted or a
magnifice potential to the corresponding word line in socrewirthing riveral. The purpose word line in coverwording riveral. The purpose word line in covertime riveral. The purpose word line in evercovering riveral. The purpose word line in evertime riveral. The purpose word line in evertime for the purpose of the social cover in the covertime riveral. The supersolvent word line word circle. It is
punded to supersolvent word line in any to
consult by the potential change of the word firm and we let

thus, and a change helding that next since of the one many cell

table improved. high voltage Vpp and a negative potential Vbb. An RX decoder decodes an Dickins of application No. 08/200,220, Lan. 28, 2917, Pat. No. 56/20,Md., which in a division of application No. 18-08,201, May 81, 1995, Pat. No. 56/12,501. address signal to output a signal of an amplitude of (Vpp-Vbb) specifying a word line in a word line group. A word driver provided corresponding to each Fureign Application Priority Date word line transmits a word line specifying signal or a negative potential to the corresponding word line in accordance with signals WD and ZWD sent from a level converting circuit. The nonselected word line receives negative potential Vbb from a word driver. The selected word line receives high voltage 365/230.06; 365/230.07 365/230.06; 365/230.07 Search 365/230.07, 180.11, 365/149, 218, 230.03 Vpp from the word driver. It is possible to suppress a channel leak current at a memory transistor in the nonselected memory cell, which may be caused by the U.S. PATENT DOCUMENTS potential change of the word line and/or bit line, and a charge holding characteristic of the memory cell can be improved. Brief Summary Text - BSTX (5): 21 Clabus, 43 Drawles Si FIG. 63 schematically shows a whole structure of a dynamic semiconductor memory device (will be referred to as "DRAM") in the prior art. In FIG. 63, 200 the DRAM includes a memory cell array 900 having memory cells MC arranged in a matrix of rows and columns. In memory cell array 900, a word line WL is provided corresponding to each row of memory cells MC, and a column line (bit line pair BL and /BL) is provided corresponding to each column of memory cells MC. FIG. 63 representatively shows one word line WL and one bit line pair BL and /BL. Memory cell MC is provided corresponding to a crossing of bit line pair BL and /BL and word line WL. In FIG. 63, memory cell MC is provided corresponding to the crossing of bit line BL and word line WL, as an example. Memory cell MC includes a capacitor MQ storing information in the form of electric charges, and a memory transistor MT which is responsive to a signal potential on word line WL to be turned on to connect memory capacitor MQ to bit

O Details Text 33 Image HTML

Brief Summary Text - BSTX (6):

line BL (or /BL).

The DRAM further includes an address buffer 902 which produces an internal address signal from an externally applied address signal, a row decode circuit 904 which decodes the internal row address signal sent from address buffer 902 to produce a decode signal specifying a corresponding word line in memory cell.

Octals Text I hage HINL KYYC

Octab Text 23 Image HTML

Ŀ

Y chay.

The DRAM further includes an address buffer 902 which produces an internal address signal from an externally applied address signal, a row decode circuit 904 which decodes the internal row address signal sent from address buffer 902 to produce a decode signal specifying a corresponding word line in memory cell

O Details Tec Image HTML

O Details of Text 📆 image 🖼 HTML

line pair BL and /BL) is provided corresponding to each column of memory cells MC. FIG. 63 representatively shows one word line WL and one bit line pair BL and /BL. Memory cell MC is provided corresponding to a crossing of bit line pair BL and /BL and word line WL. In FIG. 63, memory cell MC is provided corresponding to the crossing of bit line BL and word line WL, as an example. Memory cell MC includes a capacitor MQ storing information in the form of electric charges, and a memory transistor MT which is responsive to a signal potential on word line WL to be turned on to connect memory capacitor MQ to bit line BL (or /BL).

Brief Summary Text - BSTX (6):

The DRAM further includes an address buffer 902 which produces an internal address signal from an externally applied address signal, a row decode circuit 904 which decodes the internal row address signal sent from address buffer 902 to produce a decode signal specifying a corresponding word line in memory cell

O Details D Text W Image HTML KWIC

WEST COLL STOCK RM TENTAL

•